Abstract
INTRODUCTION
Application of tests for delay faults in synchronous sequential circuits can be done in one of several ways. Scan can be used to apply two-pattern tests that start and end with scan operations [1] - [3] . Tests can also be applied using only the functional mode of operation of the circuit. In this case it is possible to use slow clock cycles for initialization and fault propagation and fast clock cycles for capturing fault effects [4] - [6] . Alternatively, a test Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. sequence can be applied at-speed [7] - [11] using only fast clock cycles. At-speed test application has the advantage that the circuit is tested under its normal operation conditions. It has been shown that certain defects will only be detected if tests are applied at-speed. In addition, as demonstrated in [12] , test application that deviates from normal operation can cause faulty behavior that would not show up during normal operation.
Transition faults are used for their simplicity in modeling spot defects that affect delays at inputs or outputs of gates. Under scan based tests transition faults are associated with an extra delay that is large enough to cause the delay of any path through the fault site to exceed the clock period. Beyond this assumption, the specific delay size is not important. When at-speed tests are used, a faulty line is considered under multiple consecutive fast clock cycles. In this case, it becomes necessary to explicitly consider defect sizes measured in numbers of clock cycles in order to determine the value of a faulty line in consecutive fast clock cycles [9] . Thus, it is necessary to consider each transition fault multiple times, associating with it a delay of size 1, 2, . . . cycles. This increases the complexity of fault simulation and test generation.
In this work we propose a new delay fault model similar to the transition fault model for use with at-speed tests. The model allows simulation of a given transition fault only once to determine whether it is detected by a given test sequence, and it allows test generation similar to the generation of n -detection test sequences for stuckat faults. The model has the following features.
(1) The fault simulation process for the proposed model is similar in complexity to fault simulation of stuck-at faults. (2) The conditions for fault activation are simple to compute. When a fault is activated, the value assigned to the fault site in the faulty circuit is unspecified (x ). Unspecified values have several properties that make them suitable for at-speed fault simulation as discussed later. (3) Each time unit where an unspecified value appears on a primary output is counted as a potential detection of the fault. Due to the uncertainty that the unspecified value will be different from the fault free value, a requirement in this model is that a fault would be detected multiple times. 89 (4) The model is shown to be significantly different from the stuck-at fault model by comparing stuck-at faults and transition faults that are related to each other [18] . Experimental results show many cases where a stuck-at fault is detected more times than the related transition fault. The opposite happens in fewer cases. The conclusion is that even n -detection test generation for stuck-at faults will not be sufficient for a good coverage of transition faults during at-speed test application.
We assume that at most one transition fault (slowto-rise or slow-to-fall) will occur on each line. The model can be extended to deal with the case where both faults may be present on a line by introducing unspecified values for both types of transitions.
The paper is organized as follows. In Section 2 we introduce the proposed transition fault model. In Section 3 we present the results of fault simulation of test sequences generated for stuck-at faults. The results demonstrate that the model behaves as expected in terms of fault coverage and numbers of detections of target faults. In Section 4 we discuss test generation for the proposed fault model. We use a variation of n -detection test generation for stuck-at faults that takes into account the need to increase the numbers of detections of stuck-at faults that are related to undetected transition faults.
DELAY FAULT MODEL
In this section we describe the proposed delay fault model. The model is similar to the transition fault model, but it is more suitable for at-speed fault simulation and test generation. We refer to faults of the new fault model as unspecified transition faults.
Similar to standard transition faults, we associate an unspecified transition fault with every line g and signaltransition v →v′ , for v ∈ {0,1}. The fault associated with line g and signal-transition v →v′ is denoted by g :v →v′ . Similar to a standard transition fault, the unspecified transition fault g :v →v′ is activated at time unit u +1 if g = v at time unit u and g = v′ at time unit u +1. However, when the fault is activated we set the value of g in the faulty circuit to the unspecified value x instead of setting g to the value v . The unspecified value on g can then be propagated to the next time units until it eventually disappears. For every time unit where an unspecified value is propagated to a primary output we say that the fault is detected once. The detection is viewed as a potential detection to accommodate the following effects.
(1) The duration of the fault is unknown and different durations may result in different values. As a result, a fault of a certain duration may be detected while a fault of a different duration may not be detected by a given test sequence [9] - [10] . (2) Unmodeled delay effects may speed up a transition and cause the effects of a transition fault not to appear under certain conditions [13] - [17] .
For an unspecified transition fault, the higher the number of potential detections, the more likely it is that a defect associated with the same site will actually be detected. Therefore, fault simulation and test generation procedures must consider the numbers of times faults are detected, similar to n -detection fault simulation and test generation procedures.
We illustrate the model and the fault simulation process for it by using the example circuit shown in Figure 1 . The input sequence under consideration is 00 10 00 10 10 10 00 10. The circuit is assumed to be initialized to state 0 before the application of the input sequence. (1) Since g = 1 at time unit 1 and g = 0 at time unit 2, the fault is activated at time unit 2. This results in the value g = 0/x at time unit 2.
(2) The fault effect is propagated to the output z at time unit 2. Thus, the fault is detected for the first time. In general, an x value can also be propagated to an output at time unit u when the fault free value of the output is the same at time units u −1 and u . (6) The values g = 1/x at time unit 5 and g = 0 at time unit 6 do not cause the fault to be activated again at time unit 6. This is a result of the fact that g = x in the faulty circuit at time unit 5 may not support fault activation at time unit 6. The importance of point 6 results from the following observations. Unspecified values have the property that injecting a new unspecified value cannot mask an unspecified value injected earlier. A new unspecified value can only increase the likelihood that an unspecified value will be propagated to an output. We introduce an unspecified value into the faulty circuit only when the faulty line has specified values in two consecutive time units. Since the effects of unspecified values add up, by not injecting unspecified values under certain conditions, we may in effect be reducing the number of time units where a fault will be considered potentially detected. As a result, we may be computing a pessimistic estimate of potential fault detections.
The use of unspecified values to mark fault activation and propagation has the following shortcoming. Simulation of unspecified values using three-value logic has an inherent loss of accuracy that may result in an output being unspecified even though more accurate simulation would indicate that the output can only be 0, or only be 1. However, this effect is small, and it is tolerated in most fault simulation and test generation procedures for synchronous sequential circuits that use three-value logic.
FAULT SIMULATION
We implemented a fault simulation procedure for the unspecified transition fault model. In this procedure we simulate a fault until it is detected n times, for a constant n . For comparison, we also performed n -detection fault simulation of stuck-at faults. In this process, a stuck-at fault is considered detected at a time unit u if there exists an output with different specified fault free and faulty values at time unit u . A fault is dropped from consideration after it is detected at n different time units. For further comparison we also simulated transition faults with an extra delay of a single clock cycle.
The test sequences we simulated are compacted deterministic test sequences generated for stuck-at faults. In every case the circuit is started from the all-zero state. This is done to eliminate unspecified values that occur due to the initial state of the circuit. It is possible to accommodate an unspecified initial state by starting the simulation of unspecified transition faults only after the fault free and faulty circuit states are specified, and ignoring fault activations and fault detections that occur earlier.
The results obtained using n = 5 are shown in Table  1 . Under column f lts we show the number of faults (the number of uncollapsed single stuck-at faults, which is equal to the number of transition faults) From Table 1 it can be seen that the coverage of unspecified transition faults is lower than the coverage of stuck-at faults, and that the numbers of detections of unspecified transition faults are lower as well. The fault coverage is typically somewhat higher than that obtained for transition faults with an extra delay of a single clock cycle. This is consistent with the fact that unspecified transition faults are meant to capture transition faults of different sizes. These results indicate that the unspecified transition fault model behaves as expected, and similar to other delay fault models.
For the purpose of test generation, it is also interesting to see the correlation between the number of detections of an unspecified transition fault g :v →v′ and the number of detections of the related stuck-at fault g stuckat v . We say that the faults are related since detection of both faults occurs when the fault changes the value of g from v′ to a faulty value (a similar relationship exists between standard transition faults and stuck-at faults [18] ). For example, we would like to know whether a high (low) number of detections for g stuck-at v implies a high (low) number of detections for g :v →v′ . If the correlation between the numbers of detections is high, then test generation for unspecified transition faults can be replaced with n -detection test generation for stuck-at faults. In Table 2 we show detailed information about numbers of detections for s 298. For every pair (g ,v ), let n xtrans (g ,v ) be the number of times the unspecified transition fault g :v →v′ is detected, and let n sa (g ,v ) be the number of times the stuck-at fault g stuck-at v is detected. The pair (g ,v ) contributes to the entry in row n sa (g ,v ) and column n xtrans (g ,v ) of Table 2 . Thus, the entry in row i and column j of Table 2 provides the number of pairs (g ,v ) such that n sa (g ,v ) = i and n xtrans (g ,v ) = j .
From Table 2 it can be seen that there are cases where n sa (g ,v ) < n and n xtrans (g ,v ) < n . In these cases, n -detection test generation for stuck-at faults may help increase the numbers of detections of unspecified transition faults as well. However, there are also cases where n sa (g ,v ) = n and n xtrans (g ,v ) < n . In these cases, it may be necessary to increase the numbers of detections of stuck-at faults that are already detected n times in order to potentially increase the numbers of detections of the related unspecified transition faults. We investigate a variation of an n -detection test generation procedure for stuck-at faults as a way to increase the numbers of detections of unspecified transition faults in the next section. 
TEST GENERATION
In this section we describe a test generation procedure for unspecified transition faults. The procedure attempts to increase the numbers of detections of unspecified transition faults, which are detected fewer than n times by a given test sequence, for a constant n . Based on the discussion of the previous section, we start from a test sequence T for stuck-at faults. We increase the numbers of detections of stuck-at faults by adding test subsequences to T in order to indirectly increase the numbers of detections of unspecified transition faults.
For d = 0,1, . . . ,n −1, we consider every unspecified transition fault g :v →v′ such that n sa (g ,v ) > 0 and n xtrans (g ,v ) = d . The reason for requiring n sa (g ,v ) > 0 is that we will use a subsequence that detects the stuck-at fault g stuck-at v in order to generate a subsequence that potentially detects the related unspecified transition fault g :v →v′ .
For every value of d we consider all the faults with n sa (g ,v ) > 0 and n xtrans (g ,v ) = d . For d > 0 we then consider all the faults with n sa (g ,v ) > 0 and n xtrans (g ,v ) = d again. This is done in case a fault with n xtrans (g ,v ) = d −1 is accidentally detected, and a test subsequences for it may be generated if it is targeted again directly.
When we consider g :v →v′ , we obtain a new test subsequence Tˆthat detects g stuck-at v and concatenate it to T . The new test subsequence Tˆfor g stuck-at v is obtained from T as follows.
We simulate g stuck-at v under the test sequence T starting from the all-unspecified state. If g stuck-at v is not detected by T , we do not consider it further. Otherwise, we find the smallest time unit u e where g stuck-at v is detected by T . Denoting the subsequence of T that starts at time unit u s and ends at time unit u e by T [u s ,u e ], we find in this step a subsequence T [0,u e ] that detects g stuck-at v starting from the all-unspecified state.
We then consider decreasing values of u s , u s = u e ,u e −1 , . . . ,0. We simulate the subsequence T [u s ,u e ] of T that starts at time unit u s and ends at time unit u e starting from the all-unspecified state. We stop with the highest value of u s such that T [u s ,u e ] detects g stuck-at v . Since T [u s ,u e ] detects g stuck-at v starting from the all-unspecified state, concatenating T [u s ,u e ] to T is guaranteed to increase the number of detections of g stuck-at v . To ensure that different test subsequences are obtained when g stuck-at v is considered multiple times, we add the following two steps.
Considering the time units of T [u s ,u e ] in a random order, we attempt to omit each test vector from T [u s ,u e ]. When time unit u is considered, we omit the vector T [u ] at time unit u of T [u s ,u e ]. If g stuck-at v continues to be detected, we accept the omission. Otherwise, we restore
After the vector omission step is complete, we randomly decide whether or not to try and change every bit b of T [u s ,u e ]. When bit b is considered, if the decision is to try and change it, we complement the bit and simulate g stuck-at v . If the fault is not detected, we complement the bit again to restore its initial value. Otherwise, we leave the bit complemented.
For illustration we consider the test sequence of s 27 shown in Table 3 under column initial . We consider a stuck-at fault f that is detected once by T , while the related unspecified transition fault is not detected by T . We find that f is detected by T at time unit u e = 8. Considering u s = 8,7, . . . , we find that T [8, 8] = 0000 does not detect f , T [7, 8] = 0000 0000 does not detect f , and so on, until T [5, 8] = 1011 1001 0000 0000 detects f . We set Tˆ= T [5, 8] = 1011 1001 0000 0000.
We randomly order the time units of Tˆin the order <1,3,0,2>. We find that the vector 1001 at time unit 1 of Tĉ an be omitted, but the remaining vectors cannot be omitted. The resulting test subsequence is Tˆ= 1011 0000 0000.
We randomly decide to try and complement bits 0, 1, 2 and 3 at time unit 0 of Tˆ, bit 0 at time unit 1 of Tˆ, and bits 0, 1 and 2 at time unit 2 of Tˆ. We find that bits 0, 1 and 3 at time unit 0 of Tˆ, bit 0 at time unit 1 of Tˆ, and bits 0 and 2 at time unit 2 of Tˆcan be complemented. The resulting test subsequence is Tˆ= 0110 1000 1010. After concatenating Tˆto T we obtain the test sequence shown in Table 3 under column extended . The second time the same fault g stuck-at v is considered, the test subsequence T [5, 8] = 1011 1001 0000 0000 is found again. This time, the order of omission is set to <2,3,0,1>. Again, only the vector at time unit 1 is omitted to obtain Tˆ= 1011 0000 0000. We randomly decide to try and complement bits 2 and 3 at time unit 0, bits 1 and 3 at time unit 1, and bits 2 and 3 at time unit 2. Bit 3 at time unit 0, bits 1 and 3 at time unit 1, and bits 2 and 3 at time unit 2 are complemented without losing the detection of the fault. The resulting test subsequence is Tˆ= 1010 0101 0011, and it is concatenated to T . This test subsequence is different from the one extracted before for the same fault.
We note that even if the same test subsequence Tˆis extracted and added to T , the state before the application of Tˆmay be different for the two appearances of Tˆin T , contributing to different detection conditions of the fault. Experiments reported in [19] indicate that counting detections of a fault as different if they occur in different time units is as effective as using more complex definitions that require stricter conditions.
After concatenating a test subsequence Tˆfor the fault g stuck-at v to T , we simulate the unspecified transition fault g :v →v′ . If the number of detections of g :v →v′ does not increase, we remove Tˆfrom T in order not to increase the length of T unnecessarily.
Results of test generation for the circuits of Table 1 are reported in Table 4 . For circuits that are synchronizable using three-value logic, a test subsequence Tˆis extracted such that it would detect the target fault starting from the all-unspecified initial state. For other circuits (s 510 and s 953), a test subsequence is extracted such that it would detect the target fault starting from the final state of the current test sequence T .
We show in Table 4 the following parameters before test generation (subcolumn init ) and after test generation (subcolumn tg ). The test length is shown under column len . The coverage of stuck-at faults is shown under column f .c. s.a. . The coverage of unspecified transition faults is shown under column f .c. xtrans . The average numbers of detections of stuck-at faults is shown under column ave s.a. . The average numbers of detections of unspecified transition faults is shown under column ave xtrans .
Increases in the stuck-at fault coverage due to test generation are possible in Table 4 since the initial test sequences used were generated assuming an unknown initial state, while we assume that the circuit is initialized to the all-0 state before the test sequence is applied.
In Table 5 we show the numbers of detections of unspecified transition faults before and after test generation. From Table 4 , test generation increases the coverage of detected unspecified transition faults, and their average numbers of detections. From Table 5 , relatively few unspecified transition faults remain, that are detected between one and four times. Faults that remain uncovered (d = 0) are expected to be undetectable, while faults with five detections may actually have much higher numbers of detections, and defects at these sites are expected to be detected. The small numbers of faults that remain with one to four detections can be targeted directly. The approximately five time increase in test length is consistent with the requirement to detect each fault five times (n = 5).
To further demonstrate that n -detection test generation for stuck-at faults is not sufficient for ensuring the detection of unspecified transition faults, we compare in Table 6 the numbers of detections of unspecified transition faults before test generation, after n -detection test generation for stuck-at faults, and after test generation as proposed here. We consider several circuits for this comparison. The numbers of detections before test generation are shown in row init . The numbers of detections after test generation for stuck-at faults are shown in row sa . The numbers of detections after test generation as proposed here are shown in row xtr . 
